




# Ch1 Microprocessor (Introduction)



Control processing Unit (cpu)  $\equiv$  Machine



→ CPU Components

① ALU

② CU (Control Unit)

③ Registers level 1 cache

تسكن في وظائف الجهاز


→ CPU functions:

1 - Execute arithmetic & logic instruction  
(Fetch - decode - execute)


→ Manage the program Flow (make decisions)

\* Zero \* negative \* overflow ...

1



→ Transfer Data between itself and memory




**Buses:** group of common wires connect between parts of device.


① Address Bus :

K-bit →  $2^K$  devices.


② Data Bus :



③ Control Bus :



Draw the block diagram of a computer system showing the address data and Control bus signal?



### \* Simple Control Signal

- $\overline{MWIC}$  memory write Control Signal
- $\overline{MRDC}$  memory read Control Signal
- $\overline{IOWC}$  I/O write Control Signal
- $\overline{IORC}$  I/O read Control Signal.

→ MP → device    التفاعل بين

- 1- MP → Send address
- 2- Control signal  $\overline{MRDC}$
- 3- Data transfer.



The Memory System is divided into "3 main points"

- 1- Transient program area (TPA)
- 2- System Area
- 3- extended memory system (XMS)

①

- holds
- The length of TPA is 640 KB
- programs → interrupt vector

## Ch2 : The Microprocessor & Its Architecture

8 bit	16 bit	8 bit	
AH	AX	AL	Accumulator
BH	BX	BL	Base Index
CH	CX	CL	Count
DH	DX	DL	Data
	SP		Stack Pointer
	BP		Base Pointer
	DI		Destination Index
	SI		Source Index

IP
FLAG

CS	Code Segment
DS	Data Segment
ES	Extra Segment
SS	Stack Segment
FG	
GS	

special purpose.

Programming Model OF The Intel 8086 Pentium 4

32 bit	8bit	16bit	8bit	
EAX	AH	AX	AL	Accumulator
EBX	BH	BX	BL	Base Index
ECX	CH	CX	CL	Count
EDX	DH	DX	DL	Data
ESP		SP		Stack Pointer
EBP		BP		Base Pointer
EDI		DI		Destination Index
ESI		SI		Source Index

	IP	Instruction Pointer
	FLAGS	Flags

CS	Code
DS	Data
ES	Extra
SS	Stack
FS	
GS	

## The Programming Model OF The Intel 80386 Pentium 4

كل 4 bit في الثنائي يعطى 1 bit في السادس عشر ←  
 20 bit → (xxxxx) Hexa.



## Real Mode

Segment	Off Set	Special Purpose
CS	IP - EIP	Instruction address
SS	SP or BP ESP / EBP	Stack address
DS	BX, DI, SI 8 bit } number 16 bit }	Data address
ES	DI, EDI For String Instructions	String destination address
FS - GS	No default	General address.

## Programming Model

### program Visible

- They are used during app-prog
- ex: EAX, AX, AI, EBX ...
- Mov AX, BX

### program invisible

- not addressed directly during app-prog
- only 80286 - P4 contain this type
- ex: FIAG, EFIAG
- SUB AX, BX بعد تنفيذ أمر

## Purpose of use

General purpose

EAX, EBX

Hold Data address or offset +

الرجوع عن البرايه

int x = 3  
           ↑    ↑  
 address data

special purpose.  
 CS, DS, ES, SS

## Addressing modes (How the memory is accessed)

Addressing mode ←  
 آليته لكنّه طرق تنظيم البيانات داخل الذاكرة  
 وتطبيقها الوصول إلى الذاكرة

- 1 - Real mode            1 MB only
- 2 - Protected mode    upto 4GB

### « Real mode »

→ Accumulator EAX, AX, AL, AH

Can be used as    32bit → EAX    , 16 → AX    , 8bit → AH, AL

### II Special purpose :

← طرف أساسي في عمليات الضرب والقسمه

→ Div AX, BX                      :  $\frac{AX}{BX}$

AX : يوضع به الجزء الصحيح

DX : (Data register) يوضع به باقي القسمه "الكسر"

→ Mux <sup>16</sup>AX, <sup>16</sup>BX                      → Mux EAX, EBX  
           16 \* 16 → 32 bit                      32, 32

DX  
 high bytes

AX  
 low bytes

EDX  
 high bytes

EAX  
 low bytes



## Base Index

Can be used as 32 bit  $\rightarrow$  EBX , 16 bit  $\rightarrow$  BX  
8 bit  $\rightarrow$  BH , BL

General purpose  $\rightarrow$  hold offset For Data Segment

## Note : In Real Mode

We have 64 KB processor , 5 bit memory

$\rightarrow$  to access the memory الوصول للذاكرة  
 $\leftarrow$  من الـ processor

$$64K = 2^6 \cdot 2^{10} = 2^{16}$$

(16 bit)<sub>2</sub>  $\rightarrow$  (4 bit)<sub>Hexa.</sub>

$\sim$  From 4 bit processor how to reach 5 bit memory

we add zero From the left side to Base

$\rightarrow$  to reach to any address in the memory we need Base and offset  
الـ Base is in Code Segment

$$\text{Current address}_{(\text{real})} = (CS)_0 + \text{offset}$$

$$\text{Ex: } CS = 4000 \text{ Hex} , IP = 2342$$

Solution

$$\text{Current address} = (CS)_0 + IP = 40000 + 2342 = 42342 \text{ Hex}$$

## Count

To Count in any process with loop we need big register

loop CX , ECX

Repetition CX

Shift CL

we need small number of loops

## Data

Can be used as 32 bit  $\rightarrow$  EDX      16 bit  $\rightarrow$  DX  
8 bit  $\rightarrow$  DH, DL  
General purpose  $\rightarrow$  Div, Mux      الضرب والقسمه

## Stack pointer

Can be used as 16 bit  $\rightarrow$  SP  
hold the off set of stack segment (SS)  $\leftarrow$  الأولويه له

## Base pointer

Can be used as 16 bit  $\rightarrow$  BP  
used as off set for stack segment (SS)

## Destination Index

Can be used as 16 bit  $\rightarrow$  DI  
hold the off set of Data segment      له الأولويه بعد BX

## Source Index


Can be used as 16 bit  $\rightarrow$  SI  
hold the off set of Data segment      له الأولويه بعد DI

## Instruction Pointer

Can be used as 16 bit  $\rightarrow$  IP  
hold the off set of current instruct to be excuted (in Code segment)

## Ch 4 : Data Movement Instructions

### Flag - Invisible



Can be used as 16 bit - 32 bit

→ Help microprocessor to take the correct way

① Over Flow happened when

$$\begin{array}{l} \rightarrow +ve + +ve = -ve \\ \rightarrow -ve + -ve = +ve \end{array}$$

② Carry (C)

$$\begin{array}{r} 11111010 \\ \text{Carry } 11101110^+ \\ \hline ① \leftarrow 11101000 \end{array}$$

③ Parity (P)

1 → number of one's is even

0 → number of one's is odd

تستفيد من هذا عندما يتم نقل Data من مكان لآخر نتأكد من أن Data تم نقلها بدون فقد حيث إذا كان عدد 1 زوجي بعد النقل وكانت P=1 فإن النقل تم بالصورة المطلوبة والعكس يكون فيه فقد في Data

$$\text{Ex: SS} = 3245 \text{ H}$$

$$\text{BP} = 2342$$

sol

$$\text{Base address} = 33450 \text{ H}$$

$$\text{Current address} = 33450 + 2342 = 35792$$

$$\begin{aligned} \text{Ending address} &= \text{Starting} + \text{FFFF} \\ &= 33450 + \text{FFFF} \end{aligned}$$

- 7 -

(Used in two dimension ...)



### Ch 3 : Addressing modes (Read Model)

#### [1] Immediate Addressing Mode

$I \rightarrow R$   
Information  
register

#### Examples

Mov BL, 44  
Mov CL, 1001110 B  
Mov ECX, FC23F34EH

#### [2] Register Addressing Mode

$R \leftrightarrow R$   
register  
register

Mov CL, BL (✓)  
Mov CX, BX (✓)  
Mov EAX, EBX (✓)  
Mov DS, CX (✓)  
Mov DS, CS (✓)

#### [3] Direct Addressing Mode

Direct addressing

↓ R: EAX, AX, AH, AL

Displacement

(offset) addressing  
Any Register.

$R \leftrightarrow M$   
memory

Direct	Displacement
Mov AL, Num	Mov CL, Num
Mov AX, Num	Mov CX, Num
Mov Num, AX	Mov EBX, Num
Mov EAX, Num	Mov DX, [1023]

#### [4] Register Indirect Addressing Mode

↳ (BP, BX, SI, DI)

$R \leftrightarrow [R]$

Mov AX, [BX]  
Mov [BP], DL  
Mov EDI, [DI]  
Mov [BX], [ESP] (X)

#### [5] Base\_plus\_Index Addressable Mode

EBX → BX  
EBP → BP

ESI → SI  
EDI → DI

use with one dimension array

$R \leftrightarrow M$

Mov DX, [BX+DI]  
Mov WORD PTR [BX+DI], DX

#### [6] Register-Relative Addressable Mode

EBP, BX, SI, DI  
EBP, EBX, ESI, EDI

offset

مكان في الذاكرة

$R \leftrightarrow M$

Mov AX, [BX+1000]  
Mov AX, 1000 [DI]  
Mov WORD PTR [BX+1000], AX  
Mov WORD PTR 1000 [BX+DI], AX  
Mov DH, [BX+DI+20H]

#### [7] Base-relative plus Index Addressable Mode

Used in two dimension Array

$R \leftrightarrow M$

## Effective Address (EA)

No EA

$R_{source} (R_s)$

Register الذي نحصل منه على البيانات

$$E.A = \text{memory} = \text{Num}$$

## Notes

- ( )<sub>10</sub> عشري
- ( )<sub>8</sub> ثنائي
- ( )<sub>16</sub> السادي عشر


Characters  
8 → 8  
16 → 16

$R \leftrightarrow R$  has the same size  
لا يجوز أي حال من الأحوال تغيير Code segment الذي يحتوي على عنوان الذاكرة داخل الذاكرة ولذلك لا يجوز النقل من segment الى آخر

1 → Memory ~ Byte addressable

Byte by Byte متفرقة

2 →



little endian assignment

$$EA = (\text{seg})_{10} + \text{offset}$$

$$\textcircled{1} EA = (DS)_{10} + BX$$

$$\textcircled{2} EA = (SS)_{10} + BP \quad \textcircled{3} EA = (DS)_{10} + DI$$

$$EA = (DS)_{10} + BX + DI$$

Starting address

$$EA = (DS)_{10} + BX + 1000$$

$$EA = (DS)_{10} + \frac{BX}{DI} \times 1000$$

← عند نقل بيانات من Register الى Memory لا بد من تحديد المساحة المطلوب تخزين البيانات بها حيث أن

Memory byte addressable

لم يتم تحديد مساحة التخزين  
لذا يتم التعديل الى

Mov Byte PTR[BX], AL

Mov Word PTR[BX], AL

Mov DWord PTR[BX], AL

ويظل effective address ثابتاً

← عند نقل بيانات من Memory الى Register لا نحدد المساحة للتخزين ولا توجد مشاكل

## Ch 4: Data Movement Instructions

- 1- Assembler & Deassembler
- 2- Stack (push, pop)
- 3- Instructions

## \* \_\_\_\_\_ \*

## Assembler & Deassembler

Unit : Assem

## Assembler


Hint: Assembler : transform the assembly code to machine code

Disassembler: transform the machine code to assembly code


→ machine Code (0's, 1's)

→ Modes of Instruction

ii) 16 bit instruction mode (8086)



② 32-bit Instruction mode (80386 above)



To transfer from assembler to deassembler Follow this steps



Operand Size	Address Size	mode
66H X	67H X	- 16-bit instruction mode with its default (8 - 16 bit) registers <div style="display: flex; justify-content: space-around; width: 100px;"> <div style="text-align: center;">↑ w=0</div> <div style="text-align: center;">↑ w=1</div> </div>
✓	X	- 16 bit instruction but works with (8-32 bit) registers. <div style="display: flex; justify-content: space-around; width: 100px;"> <div style="text-align: center;">↑ w=0</div> <div style="text-align: center;">↑ w=1</div> </div>
X	✓	- 32 bit Instruction works with its default (8 - 32 bit) register <div style="display: flex; justify-content: space-around; width: 100px;"> <div style="text-align: center;">↑ w=0</div> <div style="text-align: center;">↑ w=1</div> </div>
✓	✓	- 32 bit Instruction but works with (8-16 bit) registers. <div style="display: flex; justify-content: space-around; width: 100px;"> <div style="text-align: center;">↑ w=0</div> <div style="text-align: center;">↑ w=1</div> </div>



## 2

Op code	D	W
---------	---	---

→ Op code: has machine Code of the instruction (Mov, Sto, Swap)  
we get this Code From the table  
like Mov → 100010

→ D → D=1 (when we transfer From Memory to register)  
→ D=0 (when we transfer From register to Memory)

→ W → W=1 (word / Dword)  
→ W=0 (Byte)

## 3

MOD	REG	R/M
-----	-----	-----

→ MOD : Its machine Code can be get From this table

MOD	Function	Ex:
00	No Displacement	Mov AL, [EDI]
01	8-bit sign-extended displacement	Mov AL, [EDI+2]
10	16-bit displacement	Mov AL, [EDI+1000 <sub>16</sub> ]
11	R/M is a register	

→ REG : Its machine Code can be get From this table

Code	W=0 (Byte)	W=1 (word)	W=1 (Dword)
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	ESI
111	BH	DI	EDI

Code	Seg
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS

→ R/M → to get the Code of R/M → at first we want to know if R/M is Memory or Register that depend on MOD

IF MOD = 11 So R/M is registers  
we can get its Code From register table.

Code	W=0 (Byte)	W=1 (word)	W=1 (Double)
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	ESI
111	BH	DI	EDI

IF MOD = (00, 01, 10) So R/M is Memory  
we can get its Code From this table

R/M Code	Addressing mode	Function
000	DS: [BX+SI]	DS: [EAX]
001	DS: [BX+DI]	DS: [ECX]
010	SS: [BP+SI]	DS: [EDX]
011	SS: [BP+DI]	DS: [EBX]
100	DS: [SI]	uses scaled-index byte SS: [EBP]*
101	DS: [DI]	DS: [ESI]
110	SS: [BP]* <small>Special addressing mode</small>	DS: [EDI]
111	DS: [BP] <small>16-bit R/M memory addressing mode</small>	32-bit addressing mode Selected by R/M

#### ④ Displacement

① 1 byte ☐☐ → Put as it use 2's comp  
ex: 1 → 01, 21 → 21


② 2 byte ☐☐ → Swap high, low

ex: 1234 → 3412



ex: 123 → 2301

# Stack (pop & push)

→ The PUSH and POP instructions are important instructions that store and retrieve data from the LIFO (last in first out) stack memory.



\* → Push AX (✓)



→ Push 5262H (✓)

→ Push [BX] (X) ← هذا لم يرد المسألة التي  
تخزن بها البيانات في memory

$$EA = (DS)_{16} + BX$$

The Correct

Push Byte PTR [BX] (✓)

Push (word - Dword) PTR [BX] (✓)

→ Push CS (✓) → هذا لم يغير محتوي CS

\* Hint

22H Can be Put  
in memory as

① Byte 22H

② word 00 22

③ Dword 00 00 22




Pop ← stack of data

Pop 2345H (X)

Pop CS (X) → we mustn't change CS

Pop BX (✓) →



① BX 


50	20
----	----

  
high low

high address → high byte

low address → low byte

② Then  $SP = SP + 2$



• LEA

• LDS, LSS, LFS, LGS, LES

• \* off set

• LODS, STOS, MOVS, INS, OUTS.

\* IN, OUT

\* X CHG

\* BSWAP


\* CMOS

→ **LEA** (load effective address)

ex: LEA AX, Numb  $\equiv$  Mov AX, off set Numb

هذا الأمر يضع بعد المكان Numb عن البداية في AX


ex: LEA BX, [DI] →  $EA = (DS)_0 + DI \neq$  Mov BX, off set [DI] (X)



## → LDS

ex: LDS BX, [DI]

$$EA = (DS)_0 + DI = XXXX \rightarrow$$



BX [60 | 50]

DS [10 | 70]

Hint

byte

bit = 2

← يتم تحديد بداية العنوان من EA

← تأخذ من memory بـ 4 bytes

بحسب المكان التي سوف توضع به

في المثال BX حمله بت 16 اي

4 byte : تأخذ مكانين من الذاكرة

ونضعهم في BX بحيث يوضع العنوان

الاول من الذاكرة في 4 byte low والمكان الثاني في 4 byte high


← ثم تأخذ العنوانين التاليين ونضعهم في DS حيث

أن الرئوس LDS

## → LSS

ex: LSS EAX, [BX+DI]

$$EA = (DS)_0 + BX + DI = XXXX \rightarrow$$



EAX [13 | 12 | 11 | 10]

where EAX → 32 bit  
4 byte

SS [15 | 14]

## → LES

ex: LES BX, [DI]

$$EA = (DS)_0 + DI = XXXX \rightarrow$$



BX [60 | 50], ES [80 | 70]

## → LFS

ex: LFS BX, [DI]

$$EA = (DS)_0 + DI = XXXX \rightarrow$$




BX [60 | 80], FS [70 | 50]

## → LGS

ex: LGS BX, [DI]

$$EA = (DS)_0 + DI = XXXX \rightarrow$$



BX [2 | 1], GS [4 | 3]


## LCS EAX, [DI] (X)

because CS mustn't be changed.

## String Instructions

LDS, STOS, MOVS, INS, OUTS

This Instructions depend on direction "D"




D=0 → autoincrement mode

يسير في اتجاه زيادة العنوان


D=1 → autodecrement mode

يسير في اتجاه نقص العنوان



## III LDS

تأخذ من memory وضع في accumulator ثم تزداد offset أو تنقص حسب D



LDSB → byte

LODSW → word

LODSQ → double word

المكان غير معروف  
مباشرة بوسيلة  
عن طريق EA

LDS list → byte (DB)

LODS Data → word (DW)

LODS FROG → double word (DD)

المكان الذي يتم  
وضع فيه  
البيانات  
معرفة مباشرة

list: DB 20w


[20] list

list2: OW 5070w

[70 | 50] list2

list3: DD 50702011w

[50 | 70 | 20 | 11] list3



ex: DS=1000H, SI=1000H, D=0  
execute LODSW then LODSD


Solution

$$EA = (DS)_0 + SI = 10000 + 1000 = 11000$$

$$SI_{\text{New}} = SI_{\text{old}} + 2\text{bit} = 1002$$

AX 

50	50
----	----



To execute LODSD

$$SI = 1002, DS = 1000, D = 0$$

$$EA = 10000 + 1002 = 11002$$

EAX 

7	6	5	0
---	---	---	---


$$SI_{\text{New}} = SI_{\text{old}} + 4\text{bit} = 1002 + 4 = 1006$$

If D=1  $SI_{\text{New}} = SI_{\text{old}} -$

1 → byte  
2 → word  
4 → Double

## 2] STOS

تخزين accumulator في memory



ثم يزداد offset أو يقلل حسب D

STOSB, STOSW, STOSD

STOS list (DB), STOS listz (DW)

STOS listz (DD)

## 3] MOVZX

زود باقي البايتات Register  
ب zeros

## MOVSB

زود باقي المساحة (Memory)  
بنفس القيمة حسب الإشارة

بدل الـ size  
4] XCHG Both places must have the same size  
→ CS mustn't be Change

Examples:

XCHG AL, CL (✓)

XCHG CX, BP (✓)

XCHG Data, AX (✓)

XCHG DS, ES (X)

XCHG CS, AX (X)

## 5] BSWAP

→ Work only with 32 bit registers  
(80486 → P3, P4)

EAX 

50	20	30	40
----	----	----	----

 before

EAX 

40	30	20	50
----	----	----	----

 after

## 6] CMov (Conditional Mov)

نقل مشروط

CMOVZ → هذا الأمر معناه  
1- يري قيمة Z في Flag  
0 = Z لا يفعل شيء  
1 = Z يفعل

ex: CMovZ AX, BX

If Z=1 → AX = BX

else Do nothing

→ CMovC → check Carry

If C=1 → Move

else Do nothing

→ CMovNC → check No Carry

If C=0 → Move

else Do nothing